

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : SVCC
LAYER 6 : BOT





Table of Contents		
PAGE	DESCRIPTION	BOI-FUNCTIONS
1	Schematic Block Diagram	
2	POWER STAGE& BOI-FUNCTION	
3	POWER SEQUENCE	
4	IVB SFF 1/4(HOST&PCIE)	CPU
5	IVB SFF 1/4(HOST&PCIE)	CPU
6	IVB SFF 3/4(POWER)	CPU
7	IVB SFF 4/4(GND)	CPU
8	PCH 1/6 (DMI/FDI/VIDEO)	CLG
9	PCH 2/6(SATA/RTC/HDA/LPC)	CLG
10	PCH 3/6(PCIE/USB/CLK/NV)	CLG
11	PCH 4/6(GPIO/CPU)	CLG
12	PCH 5/6(POWER)	CLG
13	PCH 6/6(GND)	CLG
14	DDR3 DIMM-0-STD(4.0H)	DDR
15	DDR3 DIMM-1-STD(4.0H)	DDR
16	N13P PCIE	GPU
17	N13P MEM I/F	GPU
18	N13P DISPLAY	GPU
19	N13P POWER	GPU
20	N13P GND	GPU
21	N13P STRAP/GPIO	GPU
22	N13P VRAM-A DDR3	gDDR3
23	N13P VRAM-B DDR3	gDDR3
24	HDMI/HDD/ODD	HDMI/HDD/ODD
25	LVDS/CCD/CRT	LVDS/CCD/CRT
26	USB 3.0/USB 2.0	USB 3.0/USB 2.0
27	WLAN/UMTS/BT	WLAN/UMTS/BT
28	LAN RTL8111F	LAN RTL8111F
29	AUDIO ALC269	AUDIO ALC269
30	NEW CARD/CARD READER	NEW CARD/CARD READER
31	TPM/KB/TP/LED/HOLE	TPM/KB/TP/LED/HOLE
32	EC ITE8518	EC
33	SYSTEM 5V/3V (RT8223PZQW)	PWR
34	VCORE(ISL95836HRTZ-T) QC	PWR
35	DDR3 1.5V(RT8207LZQW)	PWR
36	1.8V_S0(G5173R41U)	PWR
37	1.05V_S0 (TPS51211DSCR)	PWR
38	1.8V_S0(G5173R41U)	PWR
39	VCCSA (G9336ADJTP1U)	PWR
40	VGPU_COR(NCP3218MNR2G)	PWR
41	Discharger	PWR
42	Load SW	PSW
43	Charger (BQ24707RGRR)/DCIN	PWR
44	Change List	

POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0-S5
3V_RTC	+3.0V~+3.3V		S0-G3
3V_S0	+3.3V	S0_ON1	S0
3V_S5	+3.3V	EC	S0-S5
3V_AUX	+3.3V	AC/DC Insert enable	AWLAYS
5V_S0	+5V	S0_ON1	S0
5V_S3	+5V	S3_ON	S0-S3
5V_S5	+5V	EC	S0-S5
5V_AUX	+5V	AC/DC Insert enable	AWLAYS
1.8V_S0	+1.8V	S0_ON2	S0
1.5V_S0	+1.5V	S0_ON2	S0
1.5V_S3	+1.5V	S3_ON	S0-S3
1.05V_S0	+1.05V	S0_ON2	S0
VCCSA	By VID	S0_ON2	S0
CPU_CORE	By VID	VR_ON	S0
VCC_AXG	By VID	VR_ON	S0
3V_LAN	+3.3V	LAN_ON	S0-S5(By WOL)
3V_GPU	+3.3V	DGPU_VRON	Optimus
1.5V_GPU	+1.5V	DGFX_VR_PWRGD	Optimus
1.05V_GPU	+1.05V	DGFX_VR_PWRGD	Optimus
VGA_CORE	By VID	DGPU_VRON1	Optimus

N13P-LP Power ON/OFF Sequence



BIOS/ EC control:

T1:DGPU_VRON to DGPU_VRON2 = 500us

T2:GFXPG to DGPU_HOLD_RST# = 5ms


T3:CLK_PCIE_VGA to DGPU_HOLD_RST# >100us(Spec)

T4:DGPU_HOLD_RST# to DGPU_VRON = 5ms

Note: Clock must be shutdown before 3.3V_GPU

T5:DGPU_VRON to DGPU_VRON2 = 500us


Deep S4/S5 off-on Sequence



Deep S4/S5 Sequence

T1: S5_ON TO RSMRST# = 30ms (spec:mini 10ms)

System Power-ON Sequence



System Power Sequence

EC Control:

T1: S5_ON TO RSMRST# = 20ms (spec:mini 10ms)

T2: S0_ON1 TO S0_ON2 = 500us

T3: S0_ON2 TO VRON = 10ms

T4: HWPG TO MPWROK = 110ms (spec:mini 99ms)

Note:HWPG NEED TO BE HIGH at that time

System:

T5: MPWROK to UNCOREPWROK =2ms(Min)


T6: UNCOREPWROK to SVID Packet =500us(Max)


T7: SVID Packet to IMVP_PWRGD =5ms(Max)

T8: SYS_PWROK to SUS_STAT# =1ms(Min)

T9:SUS_STAT# to PLTRST# =60us(Min)


Ivy Bridge Processor (DMI,PEG,FDI)






Quanta Computer Inc.


PROJECT : FJ8



Ivy Bridge Processor (GND)




Ivy Bridge Processor (RESERVED, CFG)




Processor Strapping

CFG2	0	PCIe X16 LANE Reversed
	1	Normal Operation
CFG3	0	PCIe X4 LANE Reversed
	1	Normal Operation
CFG4	0	Enable; An ext DP device is connected to eDP
	1	Disable; No physical DP attached to eDP
CFG(5:6)	00	1 x 8, 2 x 4 PCIe
	01	Reserve
	10	2 x 8 PCIe
	11	1 x 16 PCIe
CFG7	0	PEG Wait for BIOS for training
	1	PEG Train immediately following PLT_RST#




Panther Point (DMI, FDI, PM)

USC



Panther Point (LVDS, DDI)


USD




Digital Display Interface

CRT


PCH Pull-high/low




System PWR_OK




RTC Circuit




HDA Bus




PCH JTAG Debug




PCH Dual SPI



PCH2










Panther Point (HDA,JTAG,SATA)




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	3V_S4 ○ R121 ~*1K_4 PCH_P0BEEP									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R122 ~*1K_4 PCH_GNT3# (10)									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	3V_RTC ○ R125 ~330K_4 PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GPIO19</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GPIO19	Boot Location	1	1	SPI	0	0	LPC	R129 ~*1K_4 GNT1# (10) R130 ~*1K_4 GPIO19_OD_PLG#
GNT1#	GPIO19	Boot Location											
1	1	SPI											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	1 = Override 0 = Default (weak PD 20K)	3V_S0 ○ R131 ~*1K_4 ACZ_SDOOUT ACZ_SDOOUT (32)									
DF_TVSB	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R132 ~2.2K_4 C1_8V_S0 DF_TVSB (11) R133 ~*1K_4 H_SNB_IVSB#									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	3V_AUX ○ R134 ~10K_4 PLL_ODVR_EN (11) R135 ~*1K_4									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	3V_S5 ○ R136 ~*1K_4 ACZ_SYNC									
GPIO15	TLS Confidentiality	RSMRST	0 = Default, TLS no Confidentiality 1 = TLS Confidentiality	3V_S5 ○ R137 ~*1K_4 GPIO15 (11)									
DSWRMEN	Deep S4/S5 Well On -Die Voltage Regulator Enable	ALWAYS	0 = Disable 1 = Enable	3V_RTC ○ R139 ~330K_4 DSWVRNEN (8) R140 ~*330K_4									
INIT3_3V#	Reserved	PWROK	1 = Default (weak pull-up 20K)	Should not pull low. leave as No Connect									
GNT2# / GPIO53	ESI Strap (Server Only)	PWROK	1 = Default. Should not be pulled low for desktop and mobile	Should not pull low for desktop and mobile									
L_DDC_DATA	LVDS Detected	PWROK	0 = Default, Not Detected 1 = Detected	1= PU to 3V									
SDVO_CTRLDATA	Port B Detected	PWROK	0 = Default, Not Detected 1 = Detected	1= PU to 3V									
DDPC_CTRLDATA	Port C Detected	PWROK	0 = Default, Not Detected 1 = Detected	0=NC									
DDPD_CTRLDATA	Port D Detected	PWROK	0 = Default, Not Detected 1 = Detected	0=NC									
SATA3GP / GPIO37	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled									
SATA2GP / GPIO36	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled									

Panther Point-M (PCI,USB,NVRAM)




Panther Point (GPIO,VSS_NCTF,RSVD)



ID2	ID1	ID0	Model
0	0	0	TBD
0	0	1	TBD
0	1	0	FH6 UMA(Consumer)
0	1	1	FH6 UMA(Commercial)
1	0	0	FH6 N13P-LP
1	0	1	FH6 N13P-GLP
1	1	0	FJ8 UMA
1	1	1	FJ8 Discrete

Panther Point-M (POWER)






Quanta Computer Inc.


PROJECT : FJ78

Size	Document Number	Rev
	Panther Point 6/6	2A
Date:	Monday, January 02, 2012	Sheet 13 of 44

DDR3_RVS



DDR3_RVS (DDR)




(6) SMDDR_VREF_DQ1_M3


SMDR_VREF_DQ1_M1 R280 short0402
+SMDDR_VREF_DQ1
SMDR_VREF_DQ1_M3 R281 0J 6
+SMDDR_VREF_DIMM





CAD Note: All VREF traces should have 10 mil trace width






2.48A








Place these Caps near So-Dimm1.





(22) FBA_DQ[0..63] 
 (22) FBA_DQM[0..7] 
 (22) FBA_WDQSP[0..7] 
 (22) FBA_RDQSN[0..7] 
 (22) FBA_CMD[0..31] 

(23) FBB_DQ[0..63] 
 (23) FBB_DQM[0..7] 
 (23) FBB_WDQSP[0..7] 
 (23) FBB_RDQSN[0..7] 
 (23) FBB_CMD[0..31] 

U10B

bga908-nvidia-n13p-gs-a1

COMMON

219 FBA

FBA_DQ0 L28 FBA_D0
 FBA_DQ1 M20 FBA_D1
 FBA_DQ2 L29 FBA_D2
 FBA_DQ3 M22 FBA_D3
 FBA_DQ4 N31 FBA_D4
 FBA_DQ5 P29 FBA_D5
 FBA_DQ6 R20 FBA_D6
 FBA_DQ7 P28 FBA_D7
 FBA_DQ8 J28 FBA_D8
 FBA_DQ9 H22 FBA_D9
 FBA_DQ10 J20 FBA_D10
 FBA_DQ11 H28 FBA_D11
 FBA_DQ12 G22 FBA_D12
 FBA_DQ13 E31 FBA_D13
 FBA_DQ14 E32 FBA_D14
 FBA_DQ15 F30 FBA_D15
 FBA_DQ16 C34 FBA_D16
 FBA_DQ17 D32 FBA_D17
 FBA_DQ18 B33 FBA_D18
 FBA_DQ19 C33 FBA_D19
 FBA_DQ20 F33 FBA_D20
 FBA_DQ21 F32 FBA_D21
 FBA_DQ22 H33 FBA_D22
 FBA_DQ23 H32 FBA_D23
 FBA_DQ24 P34 FBA_D24
 FBA_DQ25 P32 FBA_D25
 FBA_DQ26 P31 FBA_D26
 FBA_DQ27 P33 FBA_D27
 FBA_DQ28 L31 FBA_D28
 FBA_DQ29 L34 FBA_D29
 FBA_DQ30 L32 FBA_D30
 FBA_DQ31 L33 FBA_D31
 FBA_DQ32 AG26 FBA_D32
 FBA_DQ33 AF29 FBA_D33
 FBA_DQ34 AG29 FBA_D34
 FBA_DQ35 AF28 FBA_D35
 FBA_DQ36 AD30 FBA_D36
 FBA_DQ37 AD29 FBA_D37
 FBA_DQ38 AC29 FBA_D38
 FBA_DQ39 AD28 FBA_D39
 FBA_DQ40 AJ29 FBA_D40
 FBA_DQ41 AK29 FBA_D41
 FBA_DQ42 AJ30 FBA_D42
 FBA_DQ43 AK28 FBA_D43
 FBA_DQ44 AM29 FBA_D44
 FBA_DQ45 AM31 FBA_D45
 FBA_DQ46 AN29 FBA_D46
 FBA_DQ47 AM30 FBA_D47
 FBA_DQ48 AN31 FBA_D48
 FBA_DQ49 AN32 FBA_D49
 FBA_DQ50 AF30 FBA_D50
 FBA_DQ51 AP32 FBA_D51
 FBA_DQ52 AM33 FBA_D52
 FBA_DQ53 AL31 FBA_D53
 FBA_DQ54 AK33 FBA_D54
 FBA_DQ55 AK32 FBA_D55
 FBA_DQ56 AD34 FBA_D56
 FBA_DQ57 AD32 FBA_D57
 FBA_DQ58 AC30 FBA_D58
 FBA_DQ59 AD33 FBA_D59
 FBA_DQ60 AE31 FBA_D60
 FBA_DQ61 AG34 FBA_D61
 FBA_DQ62 AG32 FBA_D62
 FBA_DQ63 AG33 FBA_D63

FBA_DQM0 P30 FBA_DQM0
 FBA_DQM1 F31 FBA_DQM1
 FBA_DQM2 F34 FBA_DQM2
 FBA_DQM3 M32 FBA_DQM3
 FBA_DQM4 AD31 FBA_DQM4
 FBA_DQM5 AL29 FBA_DQM5
 FBA_DQM6 AM32 FBA_DQM6
 FBA_DQM7 AE34 FBA_DQM7

FBA_WDQSP0 M31 FBA_DQS_WP0
 FBA_WDQSP1 G31 FBA_DQS_WP1
 FBA_WDQSP2 E33 FBA_DQS_WP2
 FBA_WDQSP3 M33 FBA_DQS_WP3
 FBA_WDQSP4 AE31 FBA_DQS_WP4
 FBA_WDQSP5 AK33 FBA_DQS_WP5
 FBA_WDQSP6 AN33 FBA_DQS_WP6
 FBA_WDQSP7 AE33 FBA_DQS_WP7

FBA_RDQSN0 M30 FBA_DQS_RN0
 FBA_RDQSN1 H30 FBA_DQS_RN1
 FBA_RDQSN2 E34 FBA_DQS_RN2
 FBA_RDQSN3 M34 FBA_DQS_RN3
 FBA_RDQSN4 AE30 FBA_DQS_RN4
 FBA_RDQSN5 AK31 FBA_DQS_RN5
 FBA_RDQSN6 AM34 FBA_DQS_RN6
 FBA_RDQSN7 AE32 FBA_DQS_RN7

FBA_CMD0

FBA_CMD1

FBA_CMD2

FBA_CMD3

FBA_CMD4

FBA_CMD5

FBA_CMD6

FBA_CMD7

FBA_CMD8

FBA_CMD9

FBA_CMD10

FBA_CMD11

FBA_CMD12

FBA_CMD13

FBA_CMD14

FBA_CMD15

FBA_CMD16

FBA_CMD17

FBA_CMD18

FBA_CMD19

FBA_CMD20

FBA_CMD21

FBA_CMD22

FBA_CMD23

FBA_CMD24

FBA_CMD25

FBA_CMD26

FBA_CMD27

FBA_CMD28

FBA_CMD29

FBA_CMD30

FBA_CMD31

FBA_CMD32

FBA_CMD33

FBA_CMD34

FBA_CMD35

FBA_CMD36

FBA_CMD37

FBA_CMD38

FBA_CMD39

FBA_CMD40

FBA_CMD41

FBA_CMD42

FBA_CMD43

FBA_CMD44

FBA_CMD45

FBA_CMD46

FBA_CMD47

FBA_CMD48

FBA_CMD49

FBA_CMD50

FBA_CMD51

FBA_CMD52

FBA_CMD53

FBA_CMD54

FBA_CMD55

FBA_CMD56

FBA_CMD57

FBA_CMD58

FBA_CMD59

FBA_CMD60

FBA_CMD61

FBA_CMD62

FBA_CMD63

FBA_CMD64

FBA_CMD65

FBA_CMD66

FBA_CMD67

FBA_CMD68

FBA_CMD69

FBA_CMD70

FBA_CMD71

FBA_CMD72

FBA_CMD73

FBA_CMD74

FBA_CMD75

FBA_CMD76

FBA_CMD77

FBA_CMD78

FBA_CMD79

FBA_CMD80

FBA_CMD81

FBA_CMD82

FBA_CMD83

FBA_CMD84

FBA_CMD85

FBA_CMD86

FBA_CMD87

FBA_CMD88

FBA_CMD89

FBA_CMD90

FBA_CMD91

FBA_CMD92

FBA_CMD93

FBA_CMD94

FBA_CMD95

FBA_CMD96

FBA_CMD97

FBA_CMD98

FBA_CMD99

FBA_CMD100

FBA_CMD101

FBA_CMD102

FBA_CMD103

FBA_CMD104

FBA_CMD105

FBA_CMD106

FBA_CMD107

FBA_CMD108

FBA_CMD109

FBA_CMD110

FBA_CMD111

FBA_CMD112

FBA_CMD113

FBA_CMD114

FBA_CMD115

FBA_CMD116

FBA_CMD117

FBA_CMD118

FBA_CMD119

FBA_CMD120

FBA_CMD121

FBA_CMD122

FBA_CMD123

FBA_CMD124

FBA_CMD125

FBA_CMD126

FBA_CMD127

FBA_CMD128

FBA_CMD129

FBA_CMD130

FBA_CMD131

FBA_CMD132

FBA_CMD133

FBA_CMD134

FBA_CMD135

FBA_CMD136

FBA_CMD137

FBA_CMD138

FBA_CMD139

FBA_CMD140

FBA_CMD141

FBA_CMD142

FBA_CMD143

FBA_CMD144

FBA_CMD145

FBA_CMD146

FBA_CMD147

FBA_CMD148

FBA_CMD149

FBA_CMD150

FBA_CMD151

FBA_CMD152

FBA_CMD153

FBA_CMD154

FBA_CMD155

FBA_CMD156

FBA_CMD157

FBA_CMD158

FBA_CMD159

FBA_CMD160

FBA_CMD161

FBA_CMD162

FBA_CMD163

FBA_CMD164

FBA_CMD165

FBA_CMD166

FBA_CMD167

FBA_CMD168

FBA_CMD169

FBA_CMD170

FBA_CMD171

FBA_CMD172

FBA_CMD173

FBA_CMD174

FBA_CMD175

FBA_CMD176

FBA_CMD177

FBA_CMD178

FBA_CMD179

FBA_CMD180

FBA_CMD181

FBA_CMD182

FBA_CMD183

FBA_CMD184

FBA_CMD185

FBA_CMD186

FBA_CMD187

FBA_CMD188

FBA_CMD189

FBA_CMD190

FBA_CMD191

FBA_CMD192

FBA_CMD193

FBA_CMD194

FBA_CMD195

FBA_CMD196

FBA_CMD197

FBA_CMD198

FBA_CMD199

FBA_CMD200

FBA_CMD201

FBA_CMD202

FBA_CMD203

FBA_CMD204

FBA_CMD205

FBA_CMD206

FBA_CMD207

FBA_CMD208

FBA_CMD209

FBA_CMD210

FBA_CMD211

FBA_CMD212

FBA_CMD213

FBA_CMD214

FBA_CMD215

FBA_CMD216

FBA_CMD217

FBA_CMD218

FBA_CMD219

FBA_CMD220

FBA_CMD221

FBA_CMD222

FBA_CMD223

FBA_CMD224

FBA_CMD225

FBA_CMD226

FBA_CMD227

FBA_CMD228

FBA_CMD229

FBA_CMD230

FBA_CMD231

FBA_CMD232

FBA_CMD233

FBA_CMD234

FBA_CMD235

FBA_CMD236

FBA_CMD237

FBA_CMD238

FBA_CMD239

FBA_CMD240

FBA_CMD241

FBA_CMD242

FBA_CMD243

FBA_CMD244

FBA_CMD245

FBA_CMD246

FBA_CMD247

FBA_CMD248

FBA_CMD249

FBA_CMD250

FBA_CMD251

FBA_CMD252

FBA_CMD253

FBA_CMD254

FBA_CMD255

FBA_CMD256

FBA_CMD257

FBA_CMD258

FBA_CMD259

FBA_CMD260

FBA_CMD261

FBA_CMD262

FBA_CMD263

FBA_CMD264

FBA_CMD265






FBA_CMD266

FBA_CMD267


FBA_CMD268


FBA_CMD269

FBA_CMD270



Discrete CRT for Debug







Quanta Computer Inc.


PROJECT : FJ8




Size	Document Number	Rev
	N13P POWER	2A
Date:	Monday, January 02, 2012	Sheet 19 of 44













DDC Level Shift




HPD




2.5" SATA HDD


DFHS22FR306
DFHS22FR282





SATA ODD




CRT CONN/DDC LEVEL SHIFT




LCD Panel Module




LCD POWER SWITCH




PANEL BACKLIGHT CONTROL




HALL SENSOR




CCD KILL






CBO	CB1	Status
0	0	Auto Dection Charge Mode
0	1	Force Dedicated Charger Mode
1	0	Pass Through Mode
1	1	Pass Through Mode with CDP




USB 3.0 CONN


SIT : DFHS18FR021
FOX : DFHS18FR019



USB 3.0 CONN (S5 Charge)



1ST : DFHS09FR093
2nd : DFHS09FR074




Quanta Computer Inc.
PROJECT : FJ8


Document Number
WLAN/UMTS/BT

Date: Monday, January 02, 2012 Sheet 27 of 44


MIC




HP




SPKR





BEEP





VOLMUTE




Codec ALC269-VC3









INT KeyBoard



	R490 ID0	R489 ID1	R491 ID2	R307 KB_ID
UK	1	0	0	1
US	0	1	0	1
JP	1	1	0	1

Touch Pad





$\text{Ripple} = (\text{Vin} - \text{Vout}) \cdot \text{Vout} / (\text{Vin} \cdot \text{L} \cdot \text{f})$

O.C.P setup information

Output	Mos Rds_on	I_OCP	OC_AIL(A)	Freq(KHz)	Inductor	R_TRIP
5V	17.5m_Max	10	3.68	400	2.5uH	100K
3.3V	17.5m_Max	10	2.18	500	2.5uH	107K


L/S Mosfet parameter


Mosfet	Package	ID (Ta=25C)	Rds_on_max
Si4134DY	SO-8	9.9A/14A	17.5m
AO4712	SO-8	10A/11.2A	18.0m
AO4710	SO-8	11A/12.7A	14.2m
AP4438GSM	SO-8	7A/11.7A	18.0m
DMG4812	SO-8	9.6A/10.7A	18.5m
AON7702	DFN3x3	11A/20A	14.0m
FDMC7692S	DFN3x3	12A/30A	12.0m

Power On sequencing

EN0	ENC	REF	VREG3	VREG5	SMPS1	SMPS2
LOW	LOW	OFF	OFF	OFF	OFF	OFF
> 2.4V	LOW	ON	ON	ON	OFF	OFF
> 2.4V	> 2.4V	ON	ON	ON	ON	ON

CPU VCORE (ISL95836HRTZ-T and ISL6208CRZ-T)






www.aitech1.ru

Inductor information

Value	Vendor	QCI P/N	Irms(A)	Isat(A)	Rdc (ohm)	Size	Vendor P/N
0.36uH 20%	Panasonic	CV+36Q0MZ00	20	25	1.4m Max.	7X7X4	ETQP4LR36AFM

L/S Mosfet parameter

Mosfet	Package	ID (Ta=25C)	Rds_on_max	Schottky
RJK03D3DPA	P_PAK	20A/40A	4.7m	YES
AOL1718	P_PAK	20A/90A	4.3m	YES
RMW200N03FUB	P_PAK	20A/80A	4.6m	NO
FDMS0310S	P_PAK	14A/83A	5.2m	YES


**Quanta Computer Inc.**
PROJECT : FJ8
CPU_GFX (ISL95836HRTZ-T)

Size	Document Number	Rev
Date: Monday, January 02, 2012	Sheet 35 of 44	2A



L/S Mosfet parameter				
Mosfet	Package	ID (Ta=25C)	Rds_on_max	Schottky
RJK03D3DPA	P_PAK	20A/40A	4.7m	YES
AOL1718	P_PAK	20A/90A	4.3m	YES
RMW200N03FUB	P_PAK	20A/80A	4.6m	NO
FDMS0310S	P_PAK	14A/83A	5.2m	YES

Value	Vendor	QCI P/N	Irms(A)	Isat(A)	Rdc (ohm)	Size
1uH 20%	CYN	CV-10I0MZ04	18	28	3.3m Max.	11X10X4
1uH 20%	MAG Layer	CV-10L0MZ28	21	30	3.1m Max.	11X10X4



Output Voltage Selection

RFIN=3.3V	output voltage=1.05V
RFIN=GND	output voltage=1.00V
Resister Divider	Adjustable from VREF


Inductor information

Value	Vendor	QCI P/N	Irms(A)	Isat(A)	Rdc (ohm)	Size
1uH 20%	CYN	CV-10I0MZ04	18	28	3.3m Max.	11X10X4
1uH 20%	MAG Layer	CV-10L0MZ28	21	30	3.1m Max.	11X10X4


O.C.P setup information

Output	Mos Rds_on	I_OCP	OC_ΔIL(A)	Freq(KHz)	Inductor	R_TRIP
1.05V	4.3m_Max	24	3.306	300	1uH	56.2K

VCCIO_SENSE- connect to the GND sense point of the load
VCCIO_SENSE+ connect to the load voltage sense point.




www.aitech1.ru




Quanta Computer Inc.

PROJECT : FJ8

Size	Document Number	Rev
	VCCSA (TPS51461RGER)	2A
Date:	Monday, January 02, 2012	Sheet 39 of 35




41




Load Switch


S3 ON Load SW




S0 ON1 Load SW




DGPU VRON Load SW




DGFX_VR_PWRGD Load SW




DGFX_VR_PWRGD_1 Load SW



LAN_ON Load SW



S0 ON2 Load SW




www.aitech1.ru

Mosfet parameter

Mosfet	Package	ID(Ta=25C)	Rds_on_max	Vgs_max
AO4468	SO-8	8.4A/10.4A	22m	+/- 20V
AP4800CGM	SO-8	7.5A/10.4A	22m	+/- 20V
Si4128DY	SO-8	7.0A/10.9A	30m	+/- 20V
Si4134DY	SO-8	7.0A/14A	17.5m	+/- 20V
ME3424D	TSOP-6	5.0A/6.7A	42m	+/- 20V
AP2334GN	SOT-23	4.5A/5.0A	42m	+/- 20V
AO3404	SOT-23	5.0A/5.8A	43m	+/- 20V

43



PCB REV:B

Page 27 : Change CN16,CN18 footprint for smt issue.
Page 27 : Del L20 Add LP19 for EMI issue.
Page 26 : Swap USBP0- & USBP0+ to solve USB can't detect.
Page 21: Add Q41 for correct AC_IN_GPU signal of GPU
Page 32: SWI Add D39 & pull high 10k(R427) to 3V_S5, VRON change to pin107 of EC
Page 27: Add mSATA function of block digarm
Page 17: Modify VL4,VC63,VC64,VC65 from LP@* to DI@* for provide 1.05V_GPU PLL of VRAM
Page 21: Modify Q36 for discrete mode use and VR53 change to 10K/F_4 from 31K for discrete mode
Page 09,11 : Modify ODD SATA signal from SATA1 to SATA2 of PCH, exchange SATA1GP to SATA2GP
Page 09 : Add U35 4MB ROM for BIOS selection, modify U7 from 8MB ROM to 2MB for ME
Page 09,10,27 : Add SATA signal and repeater for mSATA function, delete 3G_PCIE signal of UMTS
Page 29 : Change Audio codec from Realtek ALC269Q-VC2 to ALC269Q-VC3-GR
Page 40 : Change PR162 from 154kohm to 0ohm for solve leakage current
Page 16 : To match the VY1 frequency stability of oscillation circuit , adjust VC60,VC61 to 27pF from 20pF
Page 16 : For PEX_PLL_HVDD is NC at N13P-GLP GF108, use 0ohm and un-stuff for N13P-GLP to avoid power inrush or leakage to chip internally.
Page 41 : Delete PR300/PD11 and PQ58 change to DMN601K-7 for fix +1.05V_GPU power on sequence.
Page 18 : For GPU debug use, stuff VR31/VR32/VC98 for B stage.
Page 11,32,40: Add U36 & U38 for control GPU power on sequence.
Page 26 : Modify USB S5 charge funtion control signal from EC.
Page 29 : Modify AR13 & AR14 of audio fuction.

PCB REV:D

Page 24 : Modify GPIO36_OD_PLG# and GPIO19 strap pin signal design for correct ODD function.
Page 24 : Add D38 for solve HDMI_DDC may enter abnormal when Plug&Play of HDMI.
Page 25 : Change connection around D24 for solve when "5V_CRT2" to GND short, D24 will break at first
Page 25 : Stuff Q21, R332 and un-stuff Q20, R328,R333, R334 for solve DMIC_DAT & CLK signal quality.
Page 27 : ADD R508,R509,R510,Q39,D37 For Win8 wake up function.
Page 09 : For use dual SPI ROM. Change dumping resistor from 0ohm to 33ohm.
Page 27 : Correct for wrong pin connection of mSATA RX pair.
Page 31 : Change con3 footprint.

PCB REV:E

Page 25 : Change cn37 footprint to lvds-fi-gr40sb-vf25-dt-40p-1.
Page 10 : Modify SMBUS LEVEL SHIFT circuit for solve leakage current.

www.aitech1.ru